From the Institute of Computing Technology division of the Chinese Academy of Sciences and Peng Cheng Laboratory comes a high-performance and well-documented RISC-V core called XiangShan. In the Git ...
The newly minted chipmaking startup AheadComputing Inc. said today it has raised $21.5 million in seed funding to develop and commercialize a new artificial intelligence chipset based on the ...
Tom's Hardware on MSN
Qualcomm mulls taking over Jim Keller's Tenstorrent, report claims
Qualcomm is in talks to buy RISC-V-based AI accelerator and CPU developer Tenstorrent for $8 billion - $10 billion.
NextSilicon, a leader in next-generation computing solutions for AI and high-performance computing (HPC), today announced plans to productize its Arbel RISC-V core into a 64-core and a 128-core, ...
Synergy Quantum today announced a portfolio of quantum-safe silicon IP cores for RISC-V-based system-on-chip designs, ...
A team of engineers at Fudan University has successfully designed, built and run a 32-bit RISC-V microprocessor that uses molybdenum disulfide instead of silicon as its semiconductor component. Their ...
MarketBeat on MSN
Qualcomm goes all-in: The $10B bet to crush NVIDIA
Key Points Interested in Qualcomm Incorporated? Here are five stocks we like better. Qualcomm is reportedly in talks to ...
Use left and right arrow keys to seek audio. SiFive has just announced its new SiFive Performance P870-D, a new RISC-V processor with up to 256 cores, designed for data center applications. The new ...
Add Yahoo as a preferred source to see more of our stories on Google. When you buy through links on our articles, Future and its syndication partners may earn a commission. Credit: RISC-V Foundation ...
The ARM926EJ-S™ processor features a Jazelle® technology enhanced 32-bit RISC CPU, flexible size instruction and data caches, tightly coupled memory (TCM) interfaces and memory management unit (MMU).
Researchers point to a microprocessor on a space-ready motherboard used in spaceflight applications. SwRI is evaluating reduced instruction set computers (RISC-V or “risk five”) and Advanced RISC ...
A new technical paper titled “Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection” was published by researchers at ETH Zurich. “Hardware fuzzing has recently gained momentum with many ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results